Interconnection Networks for High-Performance Systems

3 Credit Hours

Architecture, design methodology, and trade offs of interconnection networks at various scales – on-chip (for multicore CPUs and accelerators) and off-chip (for HPC and datacenters)