High-Level Synthesis of Digital Systems

3 Hours

Examine the synthesis from high-level languages (C) to RTL; allocation, scheduling and binding algorithms, and optimizations under area and performance objectives and constraints. Electrical and Computer Engineering 382M (Topic 17) and Electrical Engineering 382M (Topic 17) may not both be counted.