Register-transfer-level Digital Systems

Topics

• Topic Introduction to RTL Design Simulation of RTL Designs Synthesizing RTL Designs FPGA Architecture Fundamentals State Machine Design Datapath Design Managing Memories Timing Analysis High-Level Synthesis Formal Verification 3